DETAILED PROGRAM EPTC2023

		DAY 1: D	ecember 5, 2023 (Tuesday)					
08:00am - 5:00pm		Registration (Entrance to Grand Baallroom)						
Venue	Grand Ballroom							
08:30am - 09:00am		Opening (Ceremony					
09:00am - 09:45am		Keyn Advanced System Integ Douglas Y	ration Technology Trend ′u (TSMC)					
9:45am - 10:30am		Advanced Packages Enrich	iote 2 ing Heterogenous Integration g (ASE Group)					
10:30am - 11:00am		Coffee/Tea Break (G	rand Ballroom Foyer)					
11:00am - 12:30pm	Panelists: Ravi Mahajan (I	Panel Session 1 - Moderator: Zheng Moderator: Zheng ntel), Chih Pun Hung (ASE Group), Sury	Jiantao (Huawei)	ndarrajan (Applied Materials)				
Venue		Grand Ball	room Foyer					
12:30pm - 1:30pm		Lur						
Venue			Ballroom					
1:30pm - 2:15pm	Keynote 3 Will Advanced Packaging Save Moore's Law? Yang Pan (Lam Research)							
2:15pm - 3:00pm	Keynote 4 2.5D/3D Heterogeneous Integration for Silicon Photonics Engines Radha Nagarajan (Marvell)							
3:00pm - 3:30pm	Coffee/Tea Break (Grand Ballroom Foyer)							
3:30pm - 5:00pm	Panel Session 2 - Artificial Intelligence for Package Design and Manufacturing Moderator: Sam Karikalan (Broadcom) Panellists: Samuel Goh (K&S), Grace O'Malley (iNEMI), Vincent Dicaprio (Applied Materials), K.N. Chiang (National Tsing Hua University), Gopal Garg (Samsung)							
6:00pm - 8:00pm		VIP Dinner (by						
			cember 6, 2023 (Wednesday)					
08:00am - 5:00pm		· · · · · · · · · · · · · · · · · · ·	e to Grand Ballroom)					
Venue	Canary 1 / Canary 2	Oriole	Pelican	Kingfisher	Nightingale			
08:30am - 10:15am	PDC1 Fan-Out, Chiplet, and Heterogenous Integration Packaging (John H Lau)	PDC5 Automotive Electronics Reliability - Challenges and Opportunities (Pradeep Lall)	PDC3 Co-Packaged Si Photonics: Opportunities and Challenges (Amr S. Helmy)	PDC4 Design-on-Simulation Technology for Advanced Packaging Reliability Life Prediction (K.N. Chiang)	PDC2 Flip Chip Interconnect (Eric Perfecto)			
10:15am - 10:35am		Coffee/T	ea Break					
10:35am - 12:00pm	PDC1 (cont'd)	PDC5 (conťd)	PDC3 (cont'd)	PDC4 (cont'd)	PDC2 (cont'd)			
Venue		Grand E						
12:00pm - 1:30pm	EDS Dro	EPS Lu sentations; Student Travel Grant Award		Recognition				
1:30pm - 2:15pm		Technol Challenges in the Analysis and Testi	ogy Talk ng of Advanced Packaging Systems Microsanj LLC)					

2:20pm-3:50pm			Sponsors' and Exhi	bitors' Presentations			
3:50pm - 4:10pm			Coffee/Tea Break (G	Frand Ballroom Foyer)			
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale	
Chair 4:10pm-5:30pm	Karsten Meier A1. Antenna in Package	Hong Wan Ng A2. Hybrid Bonding I	Albert Lan A3. Solder Materials and Processes	King Jien Chui A4. Mechanical Simulation & Characterization I	Desmond Y.R. Chong A5. Smart Manufacturing and Equipment Technology	Steffen Kroehnert A6. TSV and Metallization	
	A1.1 (P168) Antenna-in-Package Electrical Research for Beyond SG application Lai, Chia-Chu; Lin, Sam; Shih, Teny; Kang, Andrew; Wang, Yu-Po Siliconware Precision Industries Co., Ltd, Taiwan	Yingxia City University of HONGKONG, Hong Kong S.A.R. (China)	(LTS) assembly Nishimura, Takatoshi; Akaiwa, Tetsuya; Sweatman, Keith Nihon Superior Co., Ltd., Japan	A4.1 (P105) The Phenomenon of Tunnel Structure Mold Flowability Experiment Result and Simulation Study Lo, Shih Kun; Su, Yi Hsun; Li, Zong Yuan; Chien, Tzu Chieh, Liu, Hui Chung; Lai, Lu Ming; Chen, Kuang Hsiung ASECL, Taiwan	Deep Learning Komatireddi, Rahul Reddy; Dangayach, Sachin; Cherikkallil, Rohith; Lianto, Prayudi Applied Materials, India	A6.1 (P348) Evaluation of C2W hybrid bonding performance with S102/S1CN passivate layers at interface using finite element sim Tippabhotla, Sasi Kumar; Lin, Ji; Chong, Ser Choong Institute of Microelectronics, A*Star Research Entities, Singapore, Singapore	
	A1.2 (Pl66) Characterization of FOWLP Antenna in Packages Sun, Mei; Lim, Teck Guan; Zhou, Lin Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore		A3.2 (P263) FCPBGA (24 Abnormal Leadfree Solder Bump Prevention Koey Poh Meng, Dominic; Ha, Khai Soon; Md Fadzil, Muhammad Fadzlan NXP Semiconductors, Malaysia	A4.2 (P109) Numerical and Experimental Investigation of Package Warpage of Large Mold- First FOWLP Zhang, Xiaowu (1); Lim, Sharon P. S. (1); Lau, Boon Long (1); Han, Yong (1); Jong, Ming Chinq (1); Wang, Xiaobai (2); Liu, Songlin (2) 1: Institute of Microelectronics, A*STAR, Singapore; 2: Institute of Materials Research and Engineering, A*STAR, Singapore	AS.2 (P319) Efficient and Adaptive Semantic Segmentation of HBMs using Incremental Learning Chang, Richard (1); Wang, Jie (1); Thakur, Namrata (1); Li, Yurui (1); Chong, Ser Choon (2); Pahwa, Ramanpreet Singh (1) 1: Institute for Infocomm Research (I2R), A*STAR; 2: Institute of Microelectronics (IME), A*STAR	A6.2 (P358) Defect evolution during through- silicon via copper electroplating and methods for robust void-free filling Tran, Van Nhat Anh; Venkataraman, Nandini; Tao, Meng; Tseng, Ya-Ching; Wang, Xiangyu; Chui, KJ; Singh, Navab; Srinivasa Rao, Vempati Agency for Science, Technology, and Research- Institute of Microelectronics, Singapore	, Interactiv Presentation
4:50pm - 5:10pm	A1.3 (P294) E-Band LTCC Phased Array AIP for Automotive Applications Abdellatif, Ahmed Shehata (1); Zhai, Wenyao (1); Pothula, Hari Krishna (1); Wessel, David (1); Wang, Guangjian (2); Huang, Guolong (2); Shuai, Songlin (2) 1: Huawei Technologies, Canada; 2: Huawei Technologies, Chengdu Base	A2.3 (P227) Grain boundary analysis of Cu-Cu hybrid bonding using ACOM-TEM Fujimoto, Ryosuke; Yasuda, Mitsunobu; Tarumi, Nobuaki; Shinozaki, Yuko; Kawasaki, Naohiko; Otsuka, Yuji Toray Research Center, Inc., Japan	A3.3 (P328) Modifying of solder composition as MXT03 for high TC reliability on Cu-OSP Son, Jae Yeol (1,2); Lee, S.G (1); Lee, Y.W (1); Jumg, S.B (2) 1: MKE,Korea, Republic of (South Korea); 2: Sungkunkan university, Korea, Republic of (South Korea)	and statistical analysis Ji, Lin; Ng, Ng Yong Chyn	A5.3 (P364) Study on Enhancing Flip-Chip Chip Scale Package (FCCS) Reliability Testing using Deep Learning Assisted SAM Sukumaran Nair, Arya (1); Djuric-Rissner, Tatjana (1); hoffrogge, Peter (1); Koch, Matthias (1); Birki, Bugra (1); Ramos, Zyri (1); Wang, Rachel (1); Curratis, Peter (1); Ho, Hsien-Wei (2); Kuo, Chun- Ling (2); Ko, Chun-Yu (2); Yen, Justor (3) 1: PVA TePla Analytical Systems GmbH, Germany; 2: Advanced Semiconductor Engineering (ASE) Inc. Taiwan 3: Challentech International Corp, Taiwan	A6.3 (P265) Wafer level fabrication of Embedded Silicon Microchannel on Heating Devices Lau, Boon Long; Ong, Javier; Au, Jason; Jong, Ming Chinq; Zhang, Xiaowu; Feng, Huicheng IME Astar, Singapore	-
5:10pm - 5:30pm	A1.4 (P178) Design of 1THz band 4array on-chip one-sided directional antenna Kim, Ryeong; Ryo, Takigawa; Kanya, Haruichi Kyushu University, Japan	A2.4 (P232) RC delay mitigation for sub 700nm hybrid bonding pitch Lhostis, Sandrine (1); Ayoub, Bassel (1,2); Fremont, Helene (2); Moreau, Stephane (3); Mermoz, Sebastien (1); Celoffre, Emilie (1); Souchier, Emeline (1); Gusmão Cacho, Maria Gabriela (1); Aybeke, Ece (1); Lamontagne, Patrick (1); Rey, Christelle (1); Tournier, Arnaud (1) 1: STMicroelectronics, 850 rue Jean Monnet, F- 38926 Crolles Cedex, France; 2: IMS Laboratory, University of Bordeaux, UMR 5218, 33405 Talence, France; 3: Univ. Grenoble Alpes, CEA, LETI, 38000 Grenoble, France	A3.4 (P347) Indium-based Flip-chip Interconnect for Cryogenic Packaging Jaafar, Norhanani; Hongyu, Li; Ser Choong, Chong; King-Jien, Chui Institute Of Microelectronic, Singapore	on Stealth Dicing Performance	A5.4 (P369) Anomaly Detection for Dispensing of Solder Paste on 3D Circuit Carriers Using Machine Learning Thielen, Nils; Wagner, Marco; Meier, Sven; Voigt, Christian; Franke, Jörg Friedrich-Alexander-Universität Erlangen- Nürnberg, Institute for Factory Automation and Production Systems, Germany		
mq00:e0 - mq00:			Banque	et Dinner		1	
.00pm = 03.00pm							

Chair	Eric Phua Jian Rong	Ai Kiar Ang	Sungdong Kim	Siddarth Krishnan	Keith Newman	Yong Han
08:30am -09:00am	Invited Talk 1 3D Integrated Package for High Performance Computing Application (Yu-Po Wang, SPIL)	Invited Talk 2 Wafer-to-Wafer and Die-to-Wafer Hybrid Bonding for Advanced Interconnects (V. Dragoi EVG)	Invited Talk 3 Development of Novel Polymer Materials for Advanced Packaging (Takenori Fujiwara, Toray)	Invited Talk 4 The Era of Generative AI and Advanced Packaging (Chak Wing Kei, ASMPT)	Invited Talk 5 Al and Failure-Mechanics-Based Life Prediction for Electronic Systems (Pradeep Lall, Auburn Univ.)	Invited Talk 6 Forward-Looking Roadmap View to Enable Heterogeneous Integration in the Next 10 Years (Gamal Refai-Ahmen, AMD)
09:00am -10:00am	B1. Interconnects in Advanced Packaging	B2. Hybrid Bonding II	B3. Materials and Processing I	B4. Mechanical Simulation & Characterization II	B5. Solder Reliability	B6. Cooling Solutions for SiC
	B1.1 (P153) Challenges of Scaling Down High Power Performance Flip Chip Ball Grid Array (FCBGA) Package	B2.1 (P286) LAB (Laser Assisted Bond) bonding mechanism	B3.1 (P103) Development of micron-sized Ag-Si composite paste die attach material	B4.1 (P261) Mechanical Modelling and Analysis of CMOS Image Sensor Package	D5.1 (P182) Recycle Tin Lead-Free Solder Paste for Advanced Packaging	B6.1 (P341) Transient thermal characterization and analysis for next generation SiC power module
09:00am - 09:20am	Chan, Weng Hoong; Lakhera, Nishant; Uehling, Trent; Bharatham, Logendran; Shantharam, Sandeep; Mohd Sukemi, Azham	Kim, Gahyeon Amkor Technology Korea, Korea, Republic of (South Korea)	Chen, Chuantong (1); Liu, Yang (1); Li, Wangyun (1); Ueshima, Minoru (2); Nakayama, Koji (1); Suganuma, Katsuaki (1) 1: Osaka university, Japan; 2: Daicel Corporation	Lim, Teck Siang (1); Sukiman, Muhamad Shafiq (1); Nur Diana, Izzani Masdzarif (2); Solehah, Jasmee (2) 1: ON Semiconductor (M) Sdn Bhd; 2: Universiti	Audrey Long, Wee Seng; Pang, HuiShyan; Lo, Yee Ting; Jason Lim, Chze Min; Tan, Tze Qing; Kang, Sung Sig Heraeus Materials Singapore Pte. Ltd.,, Singapore	Tang, Gong Yue; Ye, Yong Liang; Wai, Leong Ching; Han, Yong Institute of Microelectronics, Singapore
	NXP Semiconductor, Malaysia		1. Osaka university, Japan, 2. Darcer corporation	Teknikal Malaysia Melaka , UTeM	neraeus Materiais singapore Pte. Ltu.,, singapore	
	B1.2 (P259) Thermo-Mechanical performance of large body and small ball pitch Flip chip packages using higher layer count substrates with ENEPIG	B2.2 (P303) A New Evaluation Method of Bonding Strength using Atomic Force Microscopy	B3.2 (P339) Feasibility and Optimisation of Cu- Sintering under Nitrogen Atmosphere	B4.2 (P222) Characterization of Differential TMV Vertical Interconnects to 50GHz with Double Side Measurement		B6.2 (P162) Double-side Liquid Cooling Development for 6-in-1 SiC Power Module
09:20am - 09:40am	solder pad finish Ramasamy, Anandan (1); Singh, Inderjit (2); Ng, Ace (3); Maloney, Gerry (4); Low, Shin (5); Shao,	Shin, Donggap; Moon, Bumki; Lee, Yongin; Woo, Siwoong; Lee, Byungjoon; Rhee, Minwoo Samsung Electronics	Meyer, Jörg; Gierth, Karl Felix Wendelin; Meier, Karsten; Bock, Karlheinz Technische Universität Dresden, Institute of	Wu, Jiaqi (1); Lim, Teck Guan (1); Liow, Jason Tsung-Yang (2); Gourikutty, Sajay Bhuvanendran Nair (1)	Chen, Dao-Long (1); Chen, Tang-Yuan (1); Lai, Wei- Hong (1); Yin, Wei-Jie (1); Kuo, Chun-Liang (2); Ko, Chun-Yu (2); Cheng, Chi-Min (2)	Han, Yong; Tang, Gongyue Institute of Microelectronics, A*STAR, Singapore
	Alan (6) 1: AMD, Singapore; 2: AMD, San Jose; 3: AMD, Singapore; 4: AMD, San Jose; 5: AMD, San Jose; 6: AMD, San Jose		Electronic Packaging Technology, Germany	1: Institute of Microelectronics, A*STAR, Singapore; 2: Rain Tree Photonics Pte Ltd, Singapore	1: Product Characterization, Advanced Semiconductor Engineering, Inc., Taiwan, 2: Quality Assurance Laboratory, Advanced Semiconductor Engineering, Inc., Taiwan	
	B1.3 (P264) Back Side Metalization for Logic Application		B3.3 (P248) Investigation of Two-Stage Ag- Sintering Processes for the Die Attach of Power	B4.3 (P345) Mission Profile related Design for Reliability for Power Electronics based on Finite	B5.3 (P360) Insights into the Solder Non-wetting Failure due to Flux Inactivation and Degradation	B6.3 (P322) Excellent Reliability Organic Thermal Interface Materials for SiC Power Module
09:40am - 10:00am	Rettenmeier, Roland (1); Zoberbier, Ralph (1); Low, Stanley (2); Singaram, Suresh Kumar (3) 1: Evatec AG, Switzerland; 2: Evatec AG, Taiwan Branch; 3: Evatec SEA Pte Ltd		Devices	Element Simulation Albrecht, Jan (1,2); Horn, Tobias (1); Habenicht, Soenke (3); Rzepka, Sven (1,2) 1: Fraunhofer ENAS, Technologie-Campus 3, 09126 Chemnitz, Germany, 2: Technical University Chemnitz, Germany, 2: Technical University Chemnitz, Germany, 3: Nexperia, Stresemannallee 101, 22529, Hamburg, Germany	Arellano, lan Harvey; Sia, Jonalyn STMicroelectronics, Inc., Philippines	Fujiwara, Takenori (1); Sakabe, Yohei (2); Shimada, Akira (2) 1: Toray Singapore Research Center; 2: Toray Industries, Inc.
10:00am - 10:30am				rand Ballroom Foyer)		
Venue Chair	Canary 1 Yu-Po Wang	Canary 2	Oriole Takenori Fuiiwara	Pelican Pravudi Lianto	Kingfisher Prodeen Lell	Nightingale Gamal Refai-Ahmen
10:30am -11:50am	C1. Hybrid Bonding in Advanced Packaging	Sunmi Shin C2. Wirebonding Processes	C3. Bonding Materials and Processes	C4. Mechanical Simulation & Characterization III	Pradeep Lall C5. Reliability 1	C6. Thermal Management I
	C1.1 (P139) Edge Detection Algorithm for Blurred Alignment Marks in Hybrid Bonding Sugiura, Takamasa (1); Nagatomo, Daisuke (1); Kajinami, Masato (1); Ueyama, Shinji (1); Tokumiya, Takahiro (1); Oh. Seungyeol (2); Ahn, Sungmin (2); Choi, Euisun (2); Woo, Siwoong (2); Lee, Hyunjin (2); Lee, Byungjoon (2); Rhee, Minwoo Daniel (2) 1: Samsung Japan Corporation, Samsung Device Solutions RRD Japan; 2: Samsung Electronics Co., Ltd, Mechatronics Research	C2.1 (P124) Characteristics and Reliability of Al and Al-coated Cu Wires for High Power Applications Flauta, Randolph Estal (1); Funke, Hans-Juegen (2); Birkoben, Tom (2); Habenicht, Soenke (2); Liguda, Christian (2); Tai, King Man (1); Fan, Haibo (1); Yao, Peilun (4); Chen, Haibin (3) 1: Nexperia Hong Kong, Hong Kong S.A.R.; 2: Nexperia Germany GmbH; 3: The Hong Kong University of Science and Technology, Hong Kong S.A.R.; 4: Hong Kong University of Science and Technology (Guangzhou), Guangzhou, P.R. China	C3.1 (P289) Exploring Bond Strength for Advanced Chiplet with Hybrid Bonding Fuse, Junya; Iwata, Tomoya; Yoshihara, Yuki; Sano, Marie; Inoue, Fumihiro Yokohama national university, Japan	C4.1 (P125) Design Optimization to Boost Solder Joint Reliability Performance for SSD BGA Package pan, ling (1); che, Fa Xing (1); yu, wei (1); ong, yeow chon (1); ng, hong wan (1); Tan, Kelvin Aik Boo (1); lum, Wen wei (1); Sinha, Koustav (2); chen, ting wen (3) 1: Micron Semiconductor Asia Operations Pte. Ltd; 2: Micron Technology, Inc.; 3: Micron Memory Taiwan Co	C5.1 (P385) Improving Board Level Reliability of Ultra Thin PCBA by Systematic Novel Solutions Jiang, Yiming; Shi, Hongbin; Li, Mengyuan Huawei Technologies Co., Ltd., China, People's Republic of	C6.1 (P368) Thermohydraulic Characteristics of a MEMS Heat Sinks: Zig-Zag Microchannels with Sidewall Ribs Alnaimat, Fadi (1,2); Alnuaimi, Saeed (1,2); Mathew, Bobby (1,2) 1: United Arab Emirates University, Mech. Engineering Department, United Arab Emirates; 2: United Arab Emirates University, National Water and Energy Center, United Arab Emirates

	C1.2 (P144) Alignment Vision System for Hybrid Bonding in Advanced Packaging		C3.2 (P313) Plasma Modelling Framework on Dielectric Surfaces in Hybrid Bonding Technology	C4.2 (P132) Investigation on Underfill Properties Effect on Board Level Solder Joint Reliability for Sill Backgroup	C5.2 (P195) ACCEPTANCE CRITERIA FOR GOOD SOLDER JOINT RELIABILITY ON WAFER LEVEL CHIP SCALE PACKAGE (WLCSP) AT COMPONENT	C6.2 (P116) Experimental investigations on the chip thermal coupling effect by embedded manifold cooling
10:50am - 11:10am	Nagatomo, Daisuke (1); Sugiura, Takamasa (1); Kajinami, Masato (1); Ueyama, Shinji (1); Tokumiya, Takahiro (1); Oh, Seungyeol (2); Ahn, Sungmin (2); Choi, Euisun (2); Woo, Siwoong (2); Lee, Hyunjin (2); Lee, Byungjoon (2); Rhee Daniel, Minwoo (2)	packages Fundan, Raquel Lacuesta; Renard, Loic; Orr, Geok Koon; Loo, Shel Meng STMicroelectronics Pte. Ltd., Singapore		SiP Package Che, Faxing (1); Ong, Yeow Chon (1); Pan, Ling (1); Yu, wei (1); Ng, Hong wan (1); Chen, Wren (2) 1: Micron Semiconductor Asia Operations Pte. Ltd, Singapore; 2: Micron Memory Taiwan Co	CHIP SCALE PACKAGE (WICSP) AI COMPONENT LEVEL Periasamy, Subashini; Supramaniam, Saraswathy; Abdullah, Muhammad Nurhisham; Balasupramaniam, Selvakumar Nexperia, Malaysia	manifold cooling Ye, Yuxin; Kong, Yanmei; Du, Xiangbin; Liu, Ruiwen; yun, Shichang; Jia, shiqi; Jiao, Binbin The Institute of Microelectronics of the Chinese Academy of Sciences, China, People's Republic of
	1: Samsung Japan Corporation, Samsung Device Solutions R&D Japan; 2: Samsung Electronics Co., Ltd., Mechatronics Research					
	C1.3 (P355) Reliability Assessment of 2.5D Module using Chip to Wafer Hybrid Bonding	C2.3 (P236) Insulated, Passivated & Adhesively- Promoted Bond Wire using Al2O3 Coating	C3.3 (P354) Polymer Dielectric Materials Evaluation for Hybrid Bonding Applications	C4.3 (P140) Copper/Molding Compound Interfacial Delamination	C5.3 (P149) Integration of Artificial Neural Network and Finite Element Simulation for Package Warpage Prediction	C6.3 (P148) High Thermal Solution for 3D Integration Package
11:10am - 11:30am	Chong, Ser Choong; Jason Au, Keng Yuen; Vasarla Nagendra, Sekhar, Ismael, Cereno Daniel; Mishra, Dileep; Vempati, Srinivasa Rao Institute of Microelectronics, Singapore	Park, Soojae OxWires Co., Ltd., Korea, Republic of (South Korea)	Vasarla, Nagendra Sekhar (1); Takenori, Fujiwara (2); Hitoshi, Araki (2); Yu, Shoji (2); Masaya, Jukei (2); Kota, Nomura (2); Mishra, Dileep Kumar (1); Chong, Ser Choong (1); Vempati, Srinivasa Rao (1) 1: Institute of Microelectronics, A*STAR, Singapore; 2: Toray Industries, Inc. Japan	Rovitto, Marco (1); Zalaffi, Samuele (1); Passagrilli, Carlo (1); Andena, Luca (2); Mariani, Stefano (2) 1: STMicroelectronics, Italy; 2: Politecnico di Milano, Italy	Panigrahy, Sunil Kumar (1); Che, Fa Xing (2); Ong, Yeow Chon (2); Nune, Prasad Nagavenkata (1); Ng, Hong Wan (2) 1: Micron Technology Operations India LLP, India; 2: Micron Semiconductor Asia Operations Pte. Ltd. 990, Bendemeer Road, Singapore	Chen, Ching Chia; Kao, Nicholas; Lin, Shane; Li, Yung Ta Siliconware Precision Industries Co., Ltd., Taiwan
		C2.4 (P350) Moisture- and Saline-induced Degradation of Silver Wire and Silver Aluminum	C3.4 (P333) High-speed Optical Detection of Chipping Defects in a Die Bonder	C4.4 (P142) Effect of Underfill on Substrate Trace Crack under PTC	defects detection method for integrated circuit	C6.4 (P235) Impact of High Temperature Storage for Prolonged Duration on Cu Leadframe Material
11:30am - 11:50am	JI, Hongmiao; Cheemalamarri, Hemanth Kumar; CHI, Ting-Ta; LIM, Hui-ting; TEO, Wei-Jie; NEO, Siang-Kiat; LI, Hong-Yu; CHEN, Gim-Guan; Venkataraman, Nandini; LEE, Wen Institute of Microelectronics (IME), A*STAR,	Bond Integrity Arellano, Ian Harvey; Sia, Jonalyn STMicroelectronics, Inc., Philippines	Ackerl, Norbert; Wiedmer, Andreas; Zeng, Guodong; Forooghifar, Farnaz Besi Switzerland AG, Hinterbergstrasse 32a, 6312 Steinhausen, Switzerland	Yu, Wei (1); Pan, Ling (1); Tan, Kelvin (1); Che, Fa Xing (1); Ong, Yeow Chon (1); Ng, Hong Wan (1); Fan, Richard (2) 1: Micron Semiconductor Asia Operations, Singapore; 2: Micron Memory Taiwan Co., Ltd,	package in strip form Qiu, Tie (1); Khoo, Leslie (2); Tan, Joseph (1); Loo, Amy (1) 1: Keysight Technologies Singapore, Singapore; 2: STMicroelectonics	Poh Chuan; Nistala, Ramesh Rao; Mo, Zhi Qiang
	Singapore			Taichung city, Taiwan	STRUCTORIECTORIES	
Venue			Grand E	Ballroom		
12:00pm -1:30pm			EPTC Li EPTC Highlights; Sponsorship/ E			
1:30pm-3:00pm			Sponsors' and Exhil	pitors' Presentations		
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale
1:30pm-3:00pm				Region 10 Chapter Chairs' Meeting		
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale
Chair	Roger Quon	Jing Xu	Raymond Hung	Toni Mattila	Amulya Athayde	Alfred Yeo
3:00pm -4:00pm	D1. 2.5D/3D Packaging Technologies	D2. Bumping Techonlogies I	D3. Materials and Processing II	D4. Mechanical Simulation & Characterization IV	D5. Emerging Technologies	D6. Advanced Optoelectronics and Displays I
	D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate	D2.1 (P106) low-temperature solder for low- carbon emitting process	D3.1 (P344) Warpage Behaviour of Different Fan- out Chip First Wafers	study for adhesion estimation by 3D FEM	D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sourcer	D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic-
	Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu, Juejun (2); Gradkowski, Kamil (1); Kimerling, Lionel (2); O' Brien, Peter (1)	Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei Tamkang University, Taiwan	Sanchez, Debbie-Claire ERS, Germany	modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo; carasi, beatrice; passagrilli, carlo; cecchetto, luca STMicroelectronics, Italy	Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto NHK Science & Technology Research Laboratories, Japan	Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty, Sajay; Ho, Soon Wee Institute of Microelectronics, A*STAR, Singapore
	1: Tyndall National Institute, University College Cork, Ireland; 2: Massachusetts Institute of Technology, Cambridge, MA, USA; 3: Bridgewater State University, Bridgewater, MA, USA					

3:20pm - 3:40pm	Format Sandstrom, Clifford (1); Talain, Erick (1); San Jose, Benedict (1); Fang, Jen-Kuang (2); Yang, Ping- Feng (2); Huang, Sheng-Feng (2); Shen, Ping- Ching (2)	Superconductivity as Solder Material for Cryogenic Packaging	D3.2 (P197) A Novel Approach to Enhance the High-Reliability of Solder Joints through Pneumatic Reflow Technology Su, Huan Ping; Hsu, Ming Hua; Chen, Chih Hsiung; Horng, Auger Ableprint Technology Co. Ltd., Taiwan	D4.2 (P329) Study on Using Noisy Synthetic Data for Neural Networks to Assess Thermo- Mechanical Reliability Parameters of Solder Interconnects Albrecht, Oliver; Höhne, Robert D. J.; Barkur, Dharshan; Meier, Karsten; Bock, Karlheinz Technische Universität Dresden, Insitute of Electronic Packaging Technology, Dresden, Germany	D5.2 (P351) Process Development and Integration on Si Substrate for Ion trap-based Quantum Processors Li, Hongyu (1); Liu, Clarence Liu Huihong (2); Jaafar, Northanai Jaafar (1); Ahmadi, Morteza Ahmadi (2); Mishra, Dileep (1); Chun, Goh Chun Kiat Simon (1); Zhou, YanYan (1); Mukherjee, Manas (2,3); Chui, King Jien (1) 1: IME, Singapore; 2: CQT/NUS, Singaproe; 3: IMRE, Singapore	D6.2 (P133) Design and Fabrication of a Test Board assembly for a Silicon Photonics LiDAR Device Shaw, Mark (1); Fincato, Antonio (1); Maggi, Luca (1); Caltabiano, Daniele (1); Carastro, Filippo (1); Rotta, Davide (2); Serrano Rodrigo, Aina (2); Chiesa, Marco (2); Bajoni, Daniele (3); Galli, Matteo (3); Gianini, Linda (3,4); Diotti, Paolo (1) 1: STMicroelectronics Srl, Italy; 2: Camgraphic Srl; 3: University of Pavia; 4: Univ. Grenoble Alpes, CEA-LETI, 38054 Grenoble, France
3:40pm - 4:00pm	for future Electronics	D2.3 (P126) Effect of Reflow on Solder Joint in Low Temperature SnBi Solder Paste Balasubramanian, Senthil Kumar; Chiong, Kenny; Sutiono, Sylvia; Sarangapani, Murali; Lo, Miewwan; Zhang, HanWen; SungSig, Kang Heraeus Materials Singapore Pte Ltd, Singapore	D3.3 (P204) High Thermal EMC Solution Applied in Thin FCCSP Su, Pin-Jing; Hung, Liang-Yih; Chen, Carl; Wang, Yu-Po SPIL, Taiwan	D4.3 (P247) Strain rate effect of nickel-based single crystal superalloy revealed by nanoindentation Shen, Ziyi; Su, Yutai; Long, Xu Northwestern Polytechnical University, XI'an, People's Republic of China	D5.3 (P372) Vertical Hexagonal Arrangement Structure - VHAS Sahoo, Akanksha Micron, India	D6.3 (P362) Laser cavity electric connection line with SnAg solder for laser flip chip bonding Chi, Ting Ta; Li, Zhenyu; Lim, Huiting Serene; Yoo, Jae Ok; Yu, Haitao; Sundaram, Arvind; Xu, Feng; Chong, Ser Choong; Lee, Wen Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore
4:00pm - 4:20pm			Coffee/Tea Break (G	Frand Ballroom Foyer)		
Chair	Hayoung Chung	Andy Yong	Piotr Mackowiak	Seungbae Park	Yi-Wun Wang	Vempati Srinivasa Rao
4:20pm-5:40pm	E1. Advanced Packaging Technologies I	E2. Hybrid Bonding III	E3. Processes for Emerging Devices	E4. Mechanical Simulation & Characterization V	E5. Failture Analysis I	E6. Packaging Technologies and Solutions I
4:20pm - 4:40pm	E1.1 (PIS7) 2-D MODELLING OF FAN-OUT PANEL LEVEL PACKAGE AND ITS WARPAGE SUPPRESSION SOLUTION Singh, Shivendra Pratap; Pancham, Padmanabh Pundrikaksha; Lo, Cheng-Yao National Tsing Hua University, Taiwan	Process for Fine Pitch RDL Advanced Packaging Hisiao, Hisiang Yao (1); Ley, Ryan (2); Suo, Peng (2); Yong, Andy Chang Bum (2) 1: Institute of Microelectronics / Agency for Science, Technology and Research, Singapore; 2: Packaging Process Integration, Applied Packaging Development Center, Applied Materials, Inc.	E3.1 (P213) Patterned Fabry-Perot Filter Fabrication on Transparent wafer in 200mm CMOS fab Yoo, Tae Jin; Geelen, Bert; Tack, Klaas; Tezcan, Deniz Sabuncuoglu imec, Belgium	E4.1 (PI43) Thin IC Chip Pickup Process Risk Analysis via Experiments in conjunction with Numerical Approach Tsai, Yi Hsuan (1); Shantaram, Sandeep (2); Lin, Yen Zhi (1); Chang, Yao Jung (1) 1: NXP Semiconductors, Taiwan; 2: NXP Semiconductors, TX, USA	ES.1 (P208) Electronigration Study of Cu Pillar Interconnects in FC QFN Packaging under High Power devices Tsai, Min-Yan (1); Kao, Chin-Li (1); Wang, Shan- Bo (1); Lin, Yung-Sheng (1); Liang, Chien-Lung (2) 1: Advanced Semiconductor Engineering, Taiwan; 2: National Taiwan University of Science and Technology, Taiwan	E6.1 (P169) Artificial intelligence aided design for heterogeneous integration system in display Huang, sixin (1); Zhou, Zlqing (2); Gao, Jiaying (2); Long, Haohui (2); Li, Jianhui (2) 1: Huawei Technologies Co., Ltd, China, People's Republic of; 2: Huawei Device Co., Ltd, China, People's Republic of
4:40pm - 5:00pm	E1.2 (P295) Development of Large RDL Interposer Package using RDL-first FOWLP Process Ho, Soon Wee David; Soh, Siew Boon; Lau, Boon Long; Hsiao, Hsiang-Yao; Rao, Vempati Srinivasa Institute of Microelectronics, A*STAR, Singapore	Hybrid Bonding using Optimized Chemical Mechanical Planarization process for Cu Dishing Khurana, Gaurav (1); Panchenko, Iuliana (1,2)	E3.2 (P219) Development of Thick Sc0.2AI0.8N Film for MEMS Application sharma, jaibir; Chen, Daniel Ssu-Han; Teo, Yong Shun; Liu, Patrick Peng Institute of Microelectronics, Singapore	E4.2 (P154) Capillary Underfill Flow Simulation and Experimental Study for Solder Mask Opening and Trace Distribution Lai, Jin Yuan (1); Yang, Shin Yueh (2); Lin, Kohan (3); Choi, Bongwoo (4); Ong, Yeow Chon (5); Ng, Hong Wan (6) 1: Micron Memory Taiwan, Co., Ltd; 2: Micron	E5.2 (P216) Detection of bonding voids in multi- tier stacks with SAM Chen, Cong (1); Slabbekoorn, John (1); Bogdanowicz, Janusz (1); Moussa, Alain (1); Zhang, Boyao (1); Schleicher, Filip (1); Hoffrogge, Peter (2); Wiesler, Ingo (2); Phommahaxay, Alain (1); Beral, Christophe (1); Beyer, Gerald (1); Beyne, Eric (1); Charley, Anne-Laure (1); Leray,	E6.2 (P902) A NOVEL STRUCTURE OF MULTI MODE INTERFEROMETER WITH LOW LOSS Li, Zhenyu (1); Li, Shuyi (2); Luo, Wei (2); Xu, Feng (1); Wen, Lee (1) 1: IME, A-STAR, SINGAPORE, Singapore; 2: EEE, NTU, SINGAPORE

5:00pm - 5:20pm	E1.3 (P314) Method of Triple Thin Film RDL Layers on 2.2D Substrate Chen, Er-Hao (1); Hu, Dyi-Chung (1); Lee, Jeffrey ChangBing (2) 1: SiPlus Co., Ltd., Taiwan; 2: IST-Integrated Service Technology Inc., Taiwan	E2.3 (P352) Evaluation of Low Temperature Inorganic Dielectric Materials for Hybrid Bonding Applications Mishra, Dileep Kumar; Vasarla, Nagendra Sekhar; Chong, Ser Choong; Bhesetti, Chandra Rao; Chui, King Jien; Vempati, Srinivasa Rao Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore	E3.3 (P252) Systematic study of direct laser fabricated graphene resistor on FCCL Hong, Priscilla (1); Goh, Zhen Ke (1); Qi, Xiaoying (2); Wan, Kebao (1) 1: DSBJ Pte. Ltd; 2: SIMTech, ASTAR, Singapore	E4.3 (P160) Temperature-dependent creep characterization of lead-free solder alloys using nanoindentation Dudash, Viktor (1,2); Machani, Kashi Vishwanath (2); Meier, Karsten (1); Geisler, Holm (2); Mueller, Maik (1);Kuechenmeister, Frank (2); Wieland, Marcel (2); Bock, Karlheinz (1) 1: Institute of Electronic Packaging Technology, Technische Universität Dresden, Germany; 2: GlobalFoundries Dresden, Germany	ES.3 (P102) Flip Chip CSP Package Integrity and Reliability Evaluation Liu, Jinmei NXP, China, People's Republic of	E6.3 (P367) Research on technology and isothermal aging of double sided module convex interconnect Qlu, Yiou; Chen, Huapeng; Wu, Ping; Qian, Xin; Wang, Liancheng; Zhu, Wenhui Central South University, China, People's Republic of China
5:20pm - 5:40pm	E1.4 (P356) Assembly Process Characterization of 3D Stacking of Heterogeneous Chiplets Lim, Sharon Pei Siang; Lau, Boon Long; Chai, Tai Chong; Ye, Yong Liang Insitute of Microelevtronics, Singapore	E2.4 (P365) Room Temperature Plasma-Enhanced Niobium-Niobium Wafer Bonding for 3D Integration of Superconducting Interconnects for Quantum Processing Goh, Simon (1); Hemanth Kumar, Cheemalamarri Hemanth Kumar (1); Hu, Liangxing (2); Woon, Shervonne (1); Jaafar, Norhanani (1); Huang, Ding (3); Lau, Chit Siong (3); Kumar Karuppannan, Senthil (3); Li, Hongyu (1); Tan, Chuan Seng (1,2); Chui, King-Jien (1) 1: Institute of Microelectronics, Singapore; 3: Institute of Materials Research and Engineering, Singapore	Chip Bonding Methods for CMOS-MEMS Compatibility Yeo, Yi Xuan; Wai, Eva Leong Ching; Chen, Daniel Ssu-Han; Chong, Ser Choong			E6.4 (P101) Reliability Assessment of Gripper Socket Under Post-Silicon Validation Conditions Al-Momani, Emad (1); Harb, Shadi (2) 1: Al Hussein Technical University, Jordan; 2: Intel Corporation, United States of America
Venue	Canary 1	Canary 2	DAY 4: Oriole	December 8, 2023 (Friday) Pelican	Kinafisher	Nightingale
Chair	Yan Feng Zhang	Chuantong Chen	Ranjan Rajoo	Chee Ping Lee	Jessica Song	Haruichi Kanaya
08:30am -09:00am	Invited Talk 7 New Innovation of Heterogeneous Integration in AI and ML Era	Invited Talk 8 Fluxless Bonding for Higher Density & Bandwidth Packaging	Invited Talk 9 Signal and Power Integraity Performance of CoWoS-R in Chiplet Integration Applications	Invited Talk 10 Fan-out Wafer Level Packaging Solutions for mmWave applications	Invited Talk 11 Modeling and Characterization of Single Grain Solder Micro Bumps in	Invited Talk 12 Die-to-Wafer Hybrid Bonding to Address Next-Gen Electronics
09:00am -10:00am	(Jin Yang, Samsung) F1. Advanced Packaging Technologies II	(Steve Ng, KnS) F2. Interconnection Technologies I	(Chuei-Tang Wang, TSMC) F3. Materials for Packaging	(Tanja Braun, Fraunhofer IZM) F4. Assembly and Manufacturing Technology I	Advanced Packaging (Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation & Characterization VI	Packaging Challenges (Avi Shantaram, Applied Materials) F6. Materials and Processing III
09:00am -10:00am		, <u> </u>	(Chuei-Tang Wang, TSMC)		(Jeffrey Suhling, Auburn Univ.)	(Avi Shantaram, Applied Materials)
	F1. Advanced Packaging	, <u> </u>	(Chuei-Tang Wang, TSMC) F3. Materials for Packaging F3.1 (P112) The Development of a Non- Conductive Die Attach Film for High-Reliability Applications Bai, Jie (1); Do, Phuong (1); Kwak, Daniel (1);	F4. Assembly and Manufacturing Technology I F4.1 (P376) Opto-Mechanical System design for characterizing multiple channel free space optical interconnect components Penumaka, Shushil Kumar; Mattur,	(Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation &	(Avi Shantaram, Applied Materials)
09:00am -10:00am 09:00am - 09:20am	F1. Advanced Packaging Technologies II F1.1 (P386) Study on board-level reliability of passive components on ultra-high density PCB assemblies	F2. Interconnection Technologies I F2.1 (P161) Microstructural and mechanical analysis of Cu/Sn/Cu microbump by doping Ni and Zn into Cu substrate	(Chuei-Tang Wang, TSMC) F3. Materials for Packaging F3.1 (P112) The Development of a Non- Conductive Die Attach Film for High-Reliability Applications Bai, Jie (1); Do, Phuong (1); Kwak, Daniel (1); Chieng, Yuyuan (2); Hikita, Aya (2); Wu, Jie (2); Yun, Howard (1); Zhuo, Qizhuo (1); Peddi, Raj (2); Trichur, Ramachandran (1) 1: Henkel Corporation, Irvine, CA, USA; 2: Henkel	F4. Assembly and Manufacturing Technology I F4.1 (P376) Opto-Mechanical System design for characterizing multiple channel free space optical interconnect components	(Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation & Characterization VI F5.1 (P170) TSV wafer warpage simulation by machine learning-based anisotropic equivalent modeling method	(Avi Shantaram, Applied Materials) F6. Materials and Processing III F6.1 (P1384) Characterizing Sub-micron 3D Defects from Intact Advanced Packages to Wafers Level Packaging using a Suite of Novel 3D X-ray Tools at Down to 0.3 µm Spatial
	F1. Advanced Packaging Technologies II F1.1 (P386) Study on board-level reliability of passive components on ultra-high density PCB assemblies Lv, Xiang; Shi, Hongbin; Li, Mengyuan Huawei Technologies Co., Ltd., China, People's	F2. Interconnection Technologies I F2.1 (P161) Microstructural and mechanical analysis of Cu/Sn/Cu microbump by doping Ni and Zn into Cu substrate Huang, Pin-Wei; Lin, Ta-Wei; Duh, Jenq-Gong	(Chuei-Tang Wang, TSMC) F3. Materials for Packaging F3.1 (P112) The Development of a Non- Conductive Die Attach Film for High-Reliability Applications Bai, Jie (1); Do, Phuong (1); Kwak, Daniel (1); Chieng, Yuyuan (2); Hikta, Aya (2); Wu, Jie (2); Yun, Howard (1); Zhuo, Qizhuo (1); Peddi, Raj (2); Trichur, Ramachandran (1)	F4. Assembly and Manufacturing Technology I F4.1 (P376) Opto-Mechanical System design for characterizing multiple channel free space optical interconnect components Penumaka, Shushil Kumar; Mattur, Chandramohan Raghuveer; Pamidigantam, Ramana; Yeluripati, Rohin kumar LightSpeed Photonics Private Limited, Singapore F4.2 (P156) Package Design Characterization Influencing Substrate Metal Crack in BGA Package	(Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation & Characterization VI F5.1 (P170) TSV wafer warpage simulation by machine learning-based anisotropic equivalent modeling method Wu, Xiaodong; Li, Chunlei; Ma, Shenling	(Avi Shantaram, Applied Materials) F6. Materials and Processing III F6.1 (P1384) Characterizing Sub-micron 3D Defects from Intact Advanced Packages to Wafers Level Packaging using a Suite of Novel 3D X-ray Tools at Down to 0.3 µm Spatial Resolution Lau, S.H.; Gelb, Jeff; Gul, Sheraz; Qin, Tianzu; Lewis, Sylvia; Yun, Wenbing

09:40am - 10:00am	Central South University, China, People's Republic	Palagud, Jose; Lim, Teck Siang; Solehah, Jasmee; Nur Dianalzzani, Masdzarif; Hoo, Kok Inn; Wang, Soon Wei; Ghazali, Omar	F3.3 (P240) Intra Die Super Power Pads Bonding for IR Voltage Drop Reduction in Automotive SoCs Sharma, Ajay Kumar; Kumari, Aanchal; Bhooshan, Rishi; Jain, Shreyans NXP Semiconductors pvt Itd, India	Memory Package Li, Brian; Sun, Isaac; Shi, Stephen; Zhu, James;	F5.3 (304) Virtual Design of Experiment Methodology for Package Design Robustness Duca, Roseanne STMicroelectronics, Malta	F6.3 (384) Realizing ultra-thin high reliability storage devices with large capacity by package and PCB collaborative design Shi, Hongbin; Yang, Chao; Zhang, Jianrui Huawei Technologies Co., Ltd	
10:00am - 10:30am		•	Coffee/Tea Break (G	Grand Ballroom Foyer)	•	•	
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale	
Chair	Kazuyoshi Fushionobu	Yeow Kheng Lim	Chuei-Tang Wang	Tanja Braun	Jeffrey Suhling	Gaurav Mehta	
10:30am -11:50am	G1. Thermal Management II	G2. Interconnection Technologies II	G3. Materials and Processing IV	G4. Assembly and Manufacturing Technology II	G5. Failture Analysis II	G6. TSV/Wafer Level Packaging	
I	Fan, Yiwen; Zhang, Xinfeng; Xing, Guanying;	G2.1 (164) Eliminating Preferred orientation and Refining Grain Size with Ni doping in Cu/Sn-3.0Ag- 0.5Cu/Cu TLP Bonding under isothermal aging treatment	Technologies to Achieve L/S=1/1µm Pattern Togasaki, Kei; Toda, Natsuki; Yoshihara, Kensuke;		G5.1 (P243) A Novel Burn-Out Failure of Microbump During Electromigration Yao, Yifan (1); An, Yuxuan (2); Tu, King-Ning	G6.1 (P288) Demonstration and Challenges of Through Si Interposer (TSI) with 5-layer Frontside Cu metal and 2-layer backside Cu RDL	
	Xiang, Linyi; Hu, Run; Luo, Xiaobing	Chao, Chen-Sung; Chen, Zi-Xu; Duh, Jenq-Gong	Kaguchi, Yosuke; Funai, Kanako; Onozeki, Hitoshi; Iwashita, Kenichi	(1); Sleicher, Filip (2); Walsby, Edward (2); Jourdain, Anne (1); Beyer, Gerald (1); Beyne, Eric	(1,2,3); Liu, Yingxia (2)	Tseng, Ya-Ching; Chui, King-Jien	
	Huazhong Univeisity of Science and Technology, China, People's Republic of	National Tsing Hua University, Taiwan	Resonac Corporation., Japan	(1) 1: IMEC, Belgium; 2: KLA, UK	 Department of Materials Science and Engineering, City University of Hong Kong, Hong Kong S.A.R. (China); 2: Department of Systems Engineering, City University of Hong Kong, Hong Kong S.A.R. (China); 3: Department of Electrical Engineering, City University of Hong Kong, Hong Kong S.A.R. (China) 	Institute of Microelectronics Agency for Science, Technology and Research (A*STAR), Singapore	
1	G1.2 (P122) Development of crossflow manifold	G2.2 (P181) Laser Direct Structuring (LDS) for	G3.2 (P163) Process development, microstructure	G4.2 (P281) Cu and barrier CMP process	G5.2 (P249) Failure Mode Evaluation of QFP	G6.2 (P127) Through glass vias fabrication using	
10:50am - 11:10am	printing Feng, Huicheng; Tang, Gongyue; Zhang, Xiaowu; Lau, Boon Long; Jong, Ming Ching; Au, Keng Yuen Jason; Ong, Junw Wei Javier; Chui, King Jien; Li, Jun; Li, Hongying; Le, Duc Vinh; Lou, Jing A*STAR, Singapore	Catalano, Guendalina; Cecchetto, Luca; Sanna, Aurora; Verardi, Erwin; Villa, Riccardo; Vitello, Dario STMicroelctronics, Italy	and electronic resistance on green laser induced graphene from polyimide Liu, Shibo (1); Oi, Xiaoying (2); Chew, Youxiang (1); Goh, Min Hao (2); Cheng, Xin Wei (1); Ng, Fern Lan (2) 1: Advanced Remanufacturing and Technology and Research, Singapore G37143; 2: Singapore Institute of Maunfacturing Technology / Agency for Science, Technology and Research, Singapore G36732	development with fine 1µm Cu bond pad and 2.5 µm pitch for Wafer to-wafer HB Chaki Roy, Sangita; Gim Guan, Chen; Venkataraman, Nandini; Lee, Wen; Singh, Navab Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore, Singapore	Package Interconnect Structure under Random Vibrations Shimamura, Nozomi Yokohama National University, Japan	ultrasonic machining and electroless deposition Pawar, Karan; Pandey, Harsh; Dixit, Pradeep Indian Institute of Technology Bombay, India G6.3 (P359) RF Modelling of for Through SiC Vias	Interactive Presentations 3
11:10am - 11:30am	G.3. (PZ78) Design of liquid cooling cold plate for high performance electric traction module on two- wheeler EV He, Bin (1); Saha, Jaydeep (2); Tang, Gongyue (1); Panda, Sanjib Kumar (2) 1: Institute of Microelectronics (IME), Agency for Science, Technology & Research (A*STAR), Singapore; 2: Department of Electrical & Computer Engineering (ECE), National University of Singapore (NUS)	Challenges for Die-to-Wafer assembly using Hybrid Bonding Dubey, Vikas; Wünsch, Dirk; Gottfried, Knut; Wiemer, Maik	G3.3 (P202) Development of UV Curable Wafer Back Side Protection-Film - IR Shielding Type- Yamashita, Shigeyuki; Kobashi, Rikiya; Sato, Soki Lintec Corporation, Japan	G4.3 (P337) Effect of Scribe Line Metal Layout on Wafer Saw Top Edge Chipping for Silicon Power Devices Gambino, Jeff (1); Barbosa, Ronald (2) 1: Onsemi, United States of America; 2: Onsemi, Philippines	GS.3 (P306) Lock-in Thermography judgment for short/leakage/high resistance defects in advanced Fan-Out packages Lin, Yu-Ting Advanced Semiconductor Engineering, Taiwan	Gb.3 (19539) KH Modelling of for Inrough Sic Vias and Fabrication of SiC based Interposer Mackowiak, Piotr (1); Köszegi, Julia-Marie (1); Schiffer, Michael (1); Schneider-Ramelow, Martin (2) 1: Fraunhofer IZM, Germany; 2: Technische Universität Berlin, Germany	
11:30am - 11:50am	evaluation of the power module structures under real operating conditions Sudo, Tomoya (1); Hiraoka, Gakuto (1); Yu, Qiang (1); Liu, Wei (2); Muraoka, Mitsutoshi (2); Komatsu, Yuji (2)		G3.4 (Invited Talk) Die to Wafer (D2W) Hybrid Bonding for Advanced Heterogeneous Integration Jonathan Abdilla BESI	64.4 (P343) Comparative Analysis of Laser Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools George, Nathaniel Simon; Harish Shah, Ankur; Tanola, Rommel; Lu, Jane; Sim, Chris; Singh, Harry Micron Semiconductor Asia Pte Ltd, Singapore	GS.4 (P317) A Board Level Vibration Test Method for Electronic Industry Application Lee, Jeffrey ChangBing (1); Xie, Dongji (2); Khaldarov, Valeriv (3) 1: IST-Integrated Service Technology Inc., Taiwan; 2: Nvidia Corporation; 3: ASONIKA, LLC	G6.4 (P221) Evolution of Nano-notches on the Surface of SiC with Different Crystal Forms during Cutting in the Water Environment Zhou, Yuqi; Lv, Weishan; Zhu, Fulong Huazhong University of science and technology, China, People's Republic of	
Venue	Canary 1	/ Canary 2		Grand Ball	room foyer		
	Young Profes	sionals' Event		Buffet lun	ch in foyer		
11:50am - 1:20pm		- 1:20 pm)		Bulletium			
11:50am - 1:20pm Venue	(12:10pm	- 1:20 pm) / Canary 2	Oriole	Pelican	Kingfisher		

1.20	HID werkehen	H3. Materials and Processing V	H4. Electrical Simulations &	H5. Packaging Technologies &	
1:20pm -2:40pm	HIR workshop		Characterization I	Solutions II	
		H3.1 (P255) GuardCoatTM Applications to	H4.1 (P121) Time Interval Error(TIE)-based SI	H5.1 (P334) Qualification of High Coplanarity	
		Eliminate Dicing Edge Chip-out	Design and Characterization of DDR5 Data Strobe		
		Emmate Bleng Lage and out	Signaling	zarge ruenage for navaneca companing and ru	
		Moore, John Cleaon; Gray, Allison; Iglesias,		Murthy, Balan (1); Kanaran, Sreedharan Kelappen	
		Franco	Park, Shinyoung (1); Arjun Huddar, Vinod (2)	(1); Ramachandran, Premkumar (1); Michael,	
1:20pm - 1:40pm				Bernard Raj (1); Gunasekaran, Munisshwaran (1);	
		Daetec LLC, United States of America	1: Rambus Inc., United States of America; 2:	Refai-Ahmed, Gamal (2); Karunakaran,	
			Rambus Inc., India	Nagadeven (2); Baharom, Muhammad Afiq (2)	
				1: Flex; 2: AMD	
	1:20 pm - 1:25 pm Welcome & Agenda Review by William (Bill) Chen and Mahajan			1. HCA, 2. AWD	
				H5.2 (P107) Simulation study of the magnetic	
	1:25 pm - 2:00 pm Keynote Address by Choon Khoon Lim, Senior VP, ASM Pacific	Ultra-low-TTV Glass Carrier and Novel	H4.2 (P134) RDL Routing Optimisation using the variation of trace width and length to Equalise	material patterning on the high frequency planer	
		Temporary Bonding	trace parasitics.	inductor in 5G device application	
		Zhang, Jay	Shaw, Mark (1); Papic, Vladimir (2)	Masuda, Seiya; Ohtsu, Akihiko; Miyata, Tetsushi;	
1:40pm - 2:00pm		Coming Incomparised Higherd Charter of A	1. CTM investor transfer Crit Halts 2. Colores 2.	Suzuki, Hiroyuki; Takahashi, Hidenori	
		Corning Incorporated, United States of America	1: STMicroelectronics Srl, Italy; 2: Cadence Design Systems Inc	FUJIFILM Corporation, Japan	
			Systems inc	i osni teki corporation, sapan	
		H3.3 (P211) Investigation of Immersion	H4.3 (P215) Design of Four-Way Multiplexer with		
		Alignment Mark Signal and Alignment Success Rate for Flat Optics with Aperture on Chip	Integrated Lumped Elements for Qubit Characterization	using Laser-Induced Forward Transfer	
	2:00 pm - 2:10 pm HIR Briefing by William Chen	hate for that optics with Aperture of Chip	characterization	Kannojia, Harindra Kumar (1,2); Van Steenberge,	
2:00pm - 2:20pm		Tew, Chin Khang; Tobing, Landobasa Y. M.; Yoo,	Shanmugam Bhaskar, Vignesh; Dragos Rotaru,	Geert (1,2)	
····· -·	2:10 pm – 2:20 pm 2D-3D & interconnect by Ravi Mahajan	Jae Ok; Singh, Navab	Mihai		
		ASCIAD Institute of Missoelestroni (IMP)	Agency for Science Technology and Descent	1: Center for Microsystem Technology (CMST),	
		A*STAR - Institute of Microelectronics (IME), Singapore	Agency for Science, Technology and Research, Singapore	IMEC, Belgium; 2: Ghent University, Belgium	
		H3.4 (P308) Various dicing approaches for Silicon	H4.4 (P327) Analysis of the influences of PCB	H5.4 (P246) Effect of cohesive behaviour and	
		Carbide Wafers	process tolerances and assembly tolerances on	residual stress on the indentation response of	
			60 GHz radar sensor for Radar toolkit	elastoplastic film/substrate structure	
		Jeon, YuJin; Na, SeokHo; Gim, MinSoo; Bae,			
	2:20 pm - 2:30 pm Mobile by Bonson Chan	JoHyun; Ryu, DongSu; Park, DongJoo; Park,	Tschoban, Christian	Li, Jiao; Long, Xu	
2:20pm - 2:40pm	2.20 pm 2.30 pm Mobile by bolison chan	KyungRok	Fraunhofer IZM, Germany	Northwestern Polytechnical University, Xi;an,	
2.20pm 2.40pm	2:30 pm - 2:40 pm Modelling & Simulation by Chris Bailey	Amkor Technology, Korea, Republic of (South	ridanio ci izivi, ocimany	People's Republic of China	
		Korea)			I
		Korea)			
		^{Korea)} Coffee/Tea Break (0	Grand Ballroom Foyer)		
2:40pm - 3:00pm Chair		^{Korea)} Coffee/Tea Break (C Rosseanne Duca	Gongyue Tang		
		^{Korea)} Coffee/Tea Break (0	Gongyue Tang I4. Packaging Technologies &		
Chair	HIR workshop (continued)	^{Korea)} Coffee/Tea Break (C Rosseanne Duca	Gongyue Tang		
Chair		^{Korea)} Coffee/Tea Break (C Rosseanne Duca	Gongyue Tang I4. Packaging Technologies &		
Chair		Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI	Gongyue Tang I4. Packaging Technologies & Solutions III		
		Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) Assessment of Delamination Risk		
Chair		Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation		
Chair		Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung,		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation		
Chair 3:00pm - 4:20pm	HIR workshop (continued)	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung,		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung,		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung,		
Chair	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung,		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3. Materials and Processing VI I3. Materials and Processing VI I3. (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by Peel Test		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die		
Chair 3:00pm - 4:20pm 3:00pm - 3:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall 3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky	Korea) Coffee/Tea Break (C Rosseanne Duca 13. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by Peel Test Zhao, Facheng; Yang, Kai; Cheng, Yu Seng		
Chair 3:00pm - 4:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3. Materials and Processing VI I3. Materials and Processing VI I3. (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by Peel Test Zhao, Facheng; Yang, Kai; Cheng, Yu Seng Infineon Technologies Asia Pacific Pte Ltd,		
Chair 3:00pm - 4:20pm 3:00pm - 3:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall 3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky	Korea) Coffee/Tea Break (C Rosseanne Duca 13. Materials and Processing VI I3.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by Peel Test Zhao, Facheng; Yang, Kai; Cheng, Yu Seng		
Chair 3:00pm - 4:20pm 3:00pm - 3:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall 3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3. Materials and Processing VI I3. Materials and Processing VI I3. (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials Sattari, Romina; van Zeijl, Henk; Zhang, GuoQi	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by Peel Test Zhao, Facheng; Yang, Kai; Cheng, Yu Seng Infineon Technologies Asia Pacific Pte Ltd,		
Chair :00pm - 4:20pm :00pm - 3:20pm	HIR workshop (continued) 3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall 3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky	Korea) Coffee/Tea Break (C Rosseanne Duca I3. Materials and Processing VI I3. Materials and Processing VI I3. Materials and Processing VI I3. (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I3.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials Sattari, Romina; van Zeijl, Henk; Zhang, GuoQi	Gongyue Tang 14. Packaging Technologies & Solutions III 14.1 (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Yahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 14.2 (P193) Adhesive Fracture Analysis of Die Attach Film-Laminated Tape by Peel Test Zhao, Facheng; Yang, Kai; Cheng, Yu Seng Infineon Technologies Asia Pacific Pte Ltd,		

3:40pm - 4:00pm	3:40 pm - 3:50 pm Test by Fisher Zhang 3:50 pm - 4:00 pm HIR Workshop Wrap-Up by William Chen & Ravi Mahajan	orientation information of fillers in composites Zhang, Xinfeng; Fan, Yiwen; Yang, Xuan; Xiang, Linvi; Xing, Guanving: Hu, Run: Luo, Xiaobing	14.3 (P150) Crazing of photoimageable dielectric (PID) in Fan-Out Panel Level Packaging (FOPLP) Yu, Yeonseop; Lee, Sunguk; Jeon, Jongmyeong; Kim, Miyang Samsung, Korea	
4:00pm - 4:20pm		sweep reduction Leone, Federico; Caglio, Carolina; Viviani, Fulvio; Villa, Riccardo STMicroelectronics, Italy	Varga Ksenija EVG	
		Grand Bal	Iroom Foyer	
4:30pm - 5:00pm		Closing Ceremon	y and Lucky Draw	